Logical Effort [1, 2] is a simple hand-calculated method that measures quick delay estimation. It has the advantage of reducing the design cycle time. However, it has shortcomings in designing a path for minimum area or power under a fixed-delay constraint. The method of overcoming the shortcomings is shown in [3], but it is constrained for a single logical path. This paper presents an advanced gate sizing method in multiple logical paths based on the equal delay model. According to the results of the simulation, the power dissipation for both the existing logical effort method and proposed method is almost equal. However, compared with the existing logical effort method, it is about 52 (%) more efficient in space.
Introduction 1)
The method of the logical effort [1, 2] is an easy way to estimate the delay in a CMOS circuit. The simplicity and clarity of the logical effort model have allowed many studies to accurately adapt the model to different design conditions. For example, reference [4] in [5] . The logical effort extension model that considers temperature and voltage variation is also introduced in [6] and its application to FPGA interconnect driver sizing is well discussed in [7] . The logical effort model has shortcomings in designing a path for minimum area or power under a fixed-delay constraint [2] . It is proposed to overcome the above shortcomings by optimizing energy-delay efficiency using the equal delay model in [3] . However, their results were achieved by handling the gate sizing problem in a single logical path. In comparison, this paper presents an advanced gate sizing method in multiple logical paths with multiple fan-outs in series based on the equal delay model. This paper is presented in the following. Chapter 2 introduces the equal delay model proposed in [3] . Gate sizing problems in multiple paths are discussed and their solution is proposed based on the equal delay model in Fig. 1 . A three-stage logical path chapter 3. In particular gate sizing method is extended for the general circuits with multiple fan-outs in series in chapter 4. In chapter 5, through the example of two different circuits, we compare the logical effort with our proposed technique to obtain the simulation results using Hspice. We summarize and conclude our proposed technique in chapter 6.
Overview of logical effort and equal delay model
The logical effort assumes an equal effort delay per stage of the circuit while our equal delay model assumes an equal delay per stage. Fig. 1 shows the circuit driving a load on the logical path, which is composed of 3 stages. Each gate is characterized by four parameters: delay (d), logical effort (g), electrical effort (h) and parasitic effort (p). The effort delay (f) of the logic gate is the product of between logical effort and electrical effort. We assume that there is no delay and load between signal lines connecting gates. D is defined as a delay needed for driving load (C load ) in the logical path where input capacitance is limited to a certain value.
In this paper we choose the minimum-sized inverter with a P-to-N ratio of 2 as the standard inverter. We also express the delay of each element in terms of (τ) and capacitance in units of (k), the input capacitance of a standard inverter as shown in [5] .
If the delay per stage in the logical path is the same, each stage's delay is given as
we can establish the following equations on the basis of the overall delay, logical effort, electrical effort and parasitic effort in the above three-stage logical path.
In the case of no branch, the input capacitance of the next stage is the load of the currently processing stage. So, we can substitute h 1 , h 2 , and h 3 with C 2 /C 1 , C 3 /C 2 , and C load /C 3 , respectively. This delivers the following equations.
With the above equations arranged with respect to the input capacitance, respectively, the following equations are derived.
With expansion of these equations for n-stage circuits, the input capacitance of i-th stage is derived as in the following equation.
This equation is directly applied to compute input capacitance in a logical path with stage number and C load , and is analogous to the capacitance transformation equation for logical effort model [2] , which is used to compute input capacitance backward starting at the end of the logical path.
Here, the value of D/n should be larger than the largest parasitic effort value. Because the input capacitance of the first stage C 1 is the input capacitance in the logical path, it must satisfy the constraint condition of input capacitance in the logical path. 3.1 Multiple paths gate sizing based on equal delay model Fig. 2 shows a logic circuit with two paths. Path 1 drives C load1 through C 11 and C 12 while path 2 drives C load2 through C 21 . Assume that path 1 is the longest and thus, is a critical path with delay D under the given delay constraint.
The previous paper [3] showed that, for optimal power dissipation, gate sizing should be made for the total delay of a single path to be close to the maximum delay constraint in a logical path. This paper will also show that, even in multiple paths, the total power dissipation of path 1 and path 2 can be optimized with gate sizing under the total delay of path 1 and path 2 to be close to the given delay constraint in a logical path.
Let delay of each stage along path 1 be equally distributed as in the following equation.
With applying equal delay model to path 1,
However, this circuit is composed of multiple paths (two paths) and C in drives both C 11 and C 21 . Therefore, it is not guaranteed that the delay of C in stage equal to that of C 11 stage driving C 12 or that of C 12 stage driving 
Path 2:
The logical effort is defined so that an inverter has a logical effort of 1 and a typical value of P inv , the parasitic delay of an inverter is 1. The above equations can be rearranged with respect to C as in the following equations.
Path 1:
Path 2: 
For the given D value and the arbitrary x value, we can determine gate size along the logical paths using the above (21-27). Table 1 shows gate size and total gate size for arbitrary x value, under the constraint of delay (=15 (τ)) and C load1 = C load2 = 64 (k). 
Algorithm
Under a constraint delay value D and a constraint input capacitance value and a given random x value, the next algorithm will determine the gate sizing for the minimum power dissipation in the circuit with multiple paths.
The method of gate sizing in the multiple
paths with multiple fan-outs in series. 
With the equal delay model applied to path 1, the following equations are derived for each stage. 
With the equal delay model applied to path 2, the following equation is derived. 
With the equal delay model applied to path 3, the following equations are derived for each stage.
Using the equation (37) through equation (48) and arbitrary x 1 and x 2 value, we can calculate all the capacitance values in Fig. 6 .
In Fig. 6 , the critical path is assumed to be assigned to the path with two fan-outs in series. The driving gates of the fan-outs are assumed to have a x 1 and x 2 times larger delay respectively than the load gates of the fan-outs at rear. In case of finding x 1 and x 2 parameters that meet the design constraint and minimizing the total capacitances in the circuit, gate sizing for the minimum power dissipation can be obtained.
It is possible to intuitively expand Algorithm 1 to
Algorithm 2 which can be applied to the circuit with n fan-out branches. In addition, the equations in Algorithm 2 can be intuitively induced from the topology of the circuit. When a single fan-out branch exists in the circuit, critical stage delay is computed using equation 
In a similar manner all other equations can be easily derived from the topology of the circuit.
Experiment and Result
In this section we compare the logical effort method with our proposed method in terms of gate sizing obtained by applying them to the two different circuits
At first, we experimented the circuit in Fig. 7 which is composed of inverters with a single fan-out. Secondly, we experimented a 1-bit full adder which is composed of static CMOS gates with many fan-outs inside. Table 2 shows the results of gate sizing obtained by applying the algorithm to the circuit of Fig. 7 . Table 2 also shows the C in and the sum of gate sizes according to the increment of 0.1 (k) in x value. We can observe that the total sum of gate size is minimized between 0.4 (k) and 0.5 (k) in x value, under the constraint of C in ≤ 4 (k). Table 3 shows that the total sum of gate size is detailed by the increment of 0.001 (k) in x value, starting from 0.460 (k) to 0.465 (k). According to Table 3 , x value (=0.461 (k)) drives the minimum sum of gate sizes and in addition, meets the minimum power dissipation. Our Method 51 13.8 Table 5 . Results of simulation using Hspice Fig. 8 . A 1-bit full adder is assumed to drive two loads (C 1 , C 2 ) with the other two inputs (input B, input C) having a fixed logic value, then input A goes through 10 gates. We calculated these gate sizes in paths from input A to two loads (C 1 , C 2 ) using logical effort and our methods. Afterwards, we simulated using Hspice under the process of 1.8 (v) and 0.18 (μm). Table 5 shows the results. According to the results of the simulation, both methods are almost equal in power dissipation, but our method is 52 (%) more efficient in space, compared with that of logical effort.
The greater power of driving re-convergent gates used in our method has likely delivered similar total power dissipation for the two methods.
Conclusions
We introduced the technique of a multiple-paths gate sizing for optimizing power-delay under a fixed-delay constraint. This technique is based on our previous work and has been extended for multiple logical paths.
For further research, we plan to expand our technique to handle situations where a re-convergent gate exists in the given circuit. Namely, we will develop the method of reducing power dissipation in proportion to size reduction of total gates.
We also envision broadening our research to a point where a known fixed load in a circuit along the path exists and can be measured. As explained in [8] , the branching effort does not handle the case where a node has a fixed capacitance value, which is referred to as a side load.
